Installation and Maintenance of Sdh/Sonet, Atm, Xdsl, and Synchronizatio N Networks

by ; ; ;
Format: Hardcover
Pub. Date: 2003-07-01
Publisher(s): Artech House
List Price: $105.00

Rent Textbook

Select for Price
There was a problem. Please try again later.

New Textbook

We're Sorry
Sold Out

Used Textbook

We're Sorry
Sold Out

eTextbook

We're Sorry
Not Available

How Marketplace Works:

  • This item is offered by an independent seller and not shipped from our warehouse
  • Item details like edition and cover design may differ from our description; see seller's comments before ordering.
  • Sellers much confirm and ship within two business days; otherwise, the order will be cancelled and refunded.
  • Marketplace purchases cannot be returned to eCampus.com. Contact the seller directly for inquiries; if no response within two days, contact customer service.
  • Additional shipping costs apply to Marketplace purchases. Review shipping costs at checkout.

Summary

Service level agreements guaranteeing quality of service have helped your organization to keep old customers and win new ones over. Although it may be easy for the sales department to ink a service level agreement, you have to handle the constant problems of phase fluctuations, jitter, and wander, that threaten the quality of service spelled out in these service level agreements.

Author Biography

Jose M. Caballero, Francisco Hens, Roger Segura, and Andreu Guimera are engineers with worldwide experience in designing, installing, commissioning, maintaining, and troubleshooting telecommunication networks. Currently, they are all on the management team at Trend Communications in High Wycombe, Bucks, U.K., and Barcelona, Spain

Table of Contents

Preface xv
PDH and T-Carrier: The Plesiochronous Hierarchies
1(34)
An Introduction to Communications Systems
1(10)
Signals and Information
1(1)
Transmission Medium
2(5)
Channel Coding
7(3)
Multiplexing and Multiple Access
10(1)
Pulse Code Modulation
11(2)
PDH and T-Carrier
13(2)
Basic Rates: T1 and E1
14(1)
The E1 Frame
15(7)
Frame Alignment
15(1)
Frame Alignment Signal
16(1)
Multiframe CRC-4
16(2)
Supervision Bits
18(1)
NFASs - Spare Bits
19(1)
NFAS - Alarm Bit
19(1)
Signaling Channel
20(1)
CAS Signaling Multiframe
20(2)
The Plesiochronous Digital Hierarchy
22(6)
Higher Hierarchical Levels
23(1)
Multiplexing Level 2: 8 Mbps
23(1)
Multiplexing Level 3: 34 Mbps
24(1)
Multiplexing Level 4: 140 Mbps
24(1)
Service Bits in Higher Level Frames
24(2)
Plesiochronous Synchronization
26(1)
Positive Justification
27(1)
Managing Alarms in Higher Level Hierarchies
28(1)
The T-Carrier Hierarchy
29(6)
The DS1 Frame
29(3)
The DS2 Frame
32(1)
The DS3 Frame
32(1)
Selected Bibliography
33(2)
SDH/SONET: The Synchronous Hierarchies
35(64)
The Emergence of SDH/SONET Networks
35(4)
Limitations of Plesiochronous Networks
36(1)
The SDH/SONET Challenge
37(2)
Comparison of SDH and SONET
39(1)
Functional Architecture
40(5)
Network Elements
40(1)
Network Topology
41(1)
Topology Partitioning
42(1)
SDH/SONET Layers
42(3)
SDH/SONET Formats and Procedures
45(4)
SDH/SONET Frame Structure
46(3)
Multiplexing Map
49(1)
SDH Transport Services
49(4)
Transporting PDH/T-Carrier Tributaries
53(7)
Transport on VC-4 or STS-3c SPE
54(1)
Transport on VC-3
55(2)
Transport of 2-Mbps Circuits
57(3)
Pointers and Timing Compensation
60(4)
Payload Synchronization
60(1)
Pointer Formats and Procedures
61(3)
Overheads
64(7)
Path Overhead
66(1)
Section Overhead
67(2)
The SDH/SONET Hierarchy
69(2)
Concatenation
71(3)
Contiguous Concatenation of VC-4
72(1)
Virtual Concatenation
72(2)
Link Capacity Adjustment Scheme
74(1)
Maintenance
74(4)
SDH/SONET Events
76(2)
Monitoring Events
78(1)
Event Tables
78(1)
Performance Monitoring
78(5)
Bit Error Checking
80(1)
Tandem Connection Monitoring
81(1)
Forward Error Correction
82(1)
Defects
83(2)
SDH Resilience
85(8)
Protection Basics
87(2)
Multiplex Section or Line Protection
89(4)
Operation, Administration, and Management
93(2)
The TMN Standard
93(1)
TMN Benefits
94(1)
Next Generation SDH
95(4)
Selected Bibliography
97(2)
ATM Architectures
99(52)
Introduction
99(2)
Basic Principles of ATM
101(5)
ATM Cell Format
101(2)
Virtual Channels and Virtual Paths
103(1)
Basic Principles of ATM Switching
104(2)
ATM Network Architecture
106(9)
Introduction
106(1)
AAL Layer
107(2)
ATM Layer
109(4)
Physical Layer
113(2)
ATM Adaptation Level Structures
115(7)
AAL1 Format
115(3)
AAL2 Format
118(2)
AAL3/4 Format
120(1)
AAL5 Format
121(1)
Quality of Service
122(7)
Traffic Characterization Parameters
122(2)
Negotiated QoS Parameters
124(1)
Service Categories
125(2)
Traffic Contract
127(2)
Resource Management
129(10)
Connection Admission Control
130(2)
UPC and NPC Policing Functions
132(6)
Other Control Functions
138(1)
ATM in Access Networks
139(10)
ATM as Transport in ADSL
139(5)
Wireless Local Loop
144(5)
Conclusions
149(2)
Selected Bibliography
149(2)
ADSL Technology
151(34)
The Origin of DSL Technologies
151(6)
The Birth of DSL Technologies: HDSL
152(2)
New Modulation Technologies
154(1)
Asymmetry
155(2)
Reference Models
157(4)
ADSL System
157(1)
ADSL Transceivers
158(3)
Framing
161(4)
Data and Overhead Buffers
161(2)
Superframes
163(2)
Coding
165(4)
Error Protection
166(2)
Scrambling
168(1)
Interleaving
168(1)
Modulation
169(5)
Organizing the Tones
170(1)
Constellation Coders
170(1)
DMT Modulation
171(3)
Cyclic Prefix and Synchronization Symbol
174(1)
Operation and Maintenance Channel (EOC)
174(2)
EOC Message Format
174(1)
EOC Commands
175(1)
Initialization
176(9)
Handshake
177(2)
Training
179(1)
Analyzing the Channel
180(2)
Exchanging Information
182(2)
Selected Bibliography
184(1)
Network Synchronization
185(22)
Architecture of Synchronization Networks
185(4)
Synchronization Network Topologies
187(2)
Interconnection of Nodes
189(3)
Synchronization Signals
189(2)
Holdover Mode
191(1)
Global Positioning System
191(1)
Disturbances in Synchronization Signals
192(5)
Frequency Offset
192(2)
Phase Fluctuation
194(3)
Synchronization of Transmission Networks
197(4)
Synchronization in SONET and SDH
198(1)
Synchronization Models
199(2)
Timing Loops
201(1)
Digital Synchronization and Switching
201(2)
SSU in a Synchronization Network
203(4)
Functions of SSU
204(1)
Selected Bibliography
205(2)
Test and Measurement
207(26)
Areas of Application for Test and Measurement
207(1)
Tests in the Interfaces
208(8)
Line Interfaces
209(1)
Connection Modes in Electrical Interfaces
209(2)
Measurements in Electrical Interfaces
211(2)
Measurements in Optical Interfaces
213(2)
Measuring Frequency
215(1)
In-Service and Out-of-Service Measurements
216(14)
Bit Error Rate
217(1)
Out-of-service Measurements
217(8)
In-Service Measurements
225(3)
Connecting a Measurement Device for ISM
228(2)
Synchronization of NE-Test Set in SDH
230(3)
Selected Bibliography
231(2)
SDH/SONET and PDH Roll-Out
233(44)
Bit Error Rate Test
233(2)
BERT of Virtual Container
233(1)
Overhead Transparency Test
234(1)
Stimulus-Response Tests
235(3)
Preliminary Definitions
236(1)
Line and Test Sequence Events
236(1)
PDH Events
236(1)
SDH/SONET Events
236(1)
Interaction of Maintenance Signals
236(2)
Stress Tests
238(2)
Introducing Frequency Offset
239(1)
Generating Pointer Movements
239(1)
Mux/Demux Tests
240(2)
PDH Mux/Demux Test
241(1)
SDH/SONET Mux/Demux Test
242(1)
Measuring Round Trip Delay
242(2)
APS Measurements
244(7)
Network Security: Concept and Classification
244(2)
Characterizing the Measurement
246(1)
Measurement Procedure
247(4)
Performance Measurements
251(17)
Introduction to G.821, G.826, and M.2100
251(1)
Measurements in Line with G.821
252(4)
Measurements in Line with G.826
256(5)
Measurements in Line with M.2100
261(7)
Recommendations M.2110 and M.2120
268(1)
Open Network Provision for Leased Lines at 2,048 Kbps
268(1)
Tests on ADMs and DXC
268(2)
Tributary Continuity Test
269(1)
Tests on SDH/SONET Rings
270(5)
Transparency Tests
270(1)
Multiplexers
271(1)
Synchronization Measurements
272(1)
Protection Switching Tests
273(1)
Defect Indicators in the Network Management System
273(1)
Path Trace Tests
274(1)
Selected Bibliography
275(2)
ATM Performance
277(54)
Introduction
277(1)
Performance Parameters in ATM Networks
277(6)
Cell-Based ATM Reference Events
278(1)
ATM Cell Transfer Outcomes
278(1)
ATM Cell Transfer Performance Parameters
279(3)
Performance of Permanent Connections
282(1)
OAM Functions: In-Service Measurements
283(17)
Presentation of OAM Functions
284(1)
Physical Layer OAM Procedures
285(2)
ATM Layer OAM Procedures
287(4)
ATM Layer OAM Cells
291(1)
Fault Management Functions
292(4)
Performance Management: Performance ISM
296(3)
Activation/Deactivation Functions
299(1)
Test Traffic for Out-of-Service Measurements
300(5)
Generating Test Traffic
300(2)
Estimating Performance Parameters in OOS Mode
302(3)
Measurement Cycle in ATM Networks
305(26)
Properties of ATM Switches
306(8)
Installing the Network
314(1)
Network Commissioning
315(3)
Bringing-Into-Service in ADSL Environments
318(4)
Commissioning in Wireless Local Loop Environments
322(4)
In-Service Measurements
326(3)
Selected Bibliography
329(2)
xDSL Qualification
331(38)
Qualification Strategies and Protocols
331(3)
Prequalification
332(1)
Qualification During Commissioning
333(1)
Commissioning Without Qualification
334(1)
Copper Pair
334(24)
Attenuation and Distortion
334(3)
Return Losses
337(3)
Noise
340(3)
Longitudinal Conversion Loss
343(5)
Crosstalk
348(5)
Other Reasons for Defects
353(5)
Analog Measurements
358(11)
One-End Measurements
359(5)
Two-End Measurements
364(1)
Bridged Measurements
365(1)
Digital Measurements
366(1)
Selected Bibliography
367(2)
Jitter and Wander Control
369(34)
Dealing with Jitter
369(13)
Phase Fluctuation
369(1)
Jitter Metrics and Measurement
370(3)
Measuring Jitter in Output Interfaces
373(1)
Measuring Jitter Tolerance
374(2)
Measuring Jitter Transfer
376(3)
Mapping Jitter and Combined Jitter
379(3)
Jitter in Leased Lines
382(1)
Dealing with Wander
382(11)
Synchronization of SDH/SONET Networks
383(1)
Measuring Relative and Absolute Wander
383(1)
The Metrics of Wander: TIE, MTIE, and TDEV
384(2)
Measuring Output Wander
386(1)
Measuring Tolerance to Input Wander
387(2)
Measuring Wander Transfer
389(1)
Response to Phase Transients
389(2)
Operating in Holdover Mode
391(2)
Tests on ADMs and DXC
393(10)
Measuring Jitter
393(2)
Synchronization Tests
395(6)
Selected Bibliography
401(2)
Appendix A Error Detection and Correction Techniques
403(6)
A.1 Cyclic Redundancy Check
403(1)
A.2 RS and BCH Codes
404(2)
A.3 Bit Interleaved Parity
406(3)
Appendix B Masks for Copper Qualification
409(6)
B.1 ANSI Masks
409(3)
B.2 ETSI Masks
412(3)
Appendix C Two-Wire Transmission Line Model
415(6)
C.1 Characteristic Parameters of the Line
416(5)
About the Authors 421(2)
Index 423

An electronic version of this book is available through VitalSource.

This book is viewable on PC, Mac, iPhone, iPad, iPod Touch, and most smartphones.

By purchasing, you will be able to view this book online, as well as download it, for the chosen number of days.

Digital License

You are licensing a digital product for a set duration. Durations are set forth in the product description, with "Lifetime" typically meaning five (5) years of online access and permanent download to a supported device. All licenses are non-transferable.

More details can be found here.

A downloadable version of this book is available through the eCampus Reader or compatible Adobe readers.

Applications are available on iOS, Android, PC, Mac, and Windows Mobile platforms.

Please view the compatibility matrix prior to purchase.